 |
PGDET - Re-configurable Elements and Co-design |
| |
|
 |
Combinatorial and Sequential Logic Design |
| |
- |
Boolean algebra and expressions |
| |
- |
Basic gates and function implementation |
| |
- |
K-maps and logic implementation |
| |
- |
Memory elements and clocking |
| |
- |
Finite State Machines and state-sequencing |
| |
- |
FSM analysis |
|
| |
|
 |
Hardware Description Languages |
| |
| |
|
- |
Basics of HDLs |
| |
|
- |
Introduction to VHDL |
| |
|
- |
VHDL programming constructs |
| |
|
- |
VHDL programming models |
| |
|
- |
State machine implementation in VHDL |
|
| |
|
 |
Reconfigurable Substrates |
| |
|
|
- |
Programmable Logic Device architecture |
| |
|
|
- |
PAL/PLA and FPLA |
| |
|
|
- |
PLD programming |
| |
|
|
- |
CPLD and FPGA architecture |
| |
|
 |
Digital Design using EDA Tools |
| |
|
|
- |
HDL design flow |
| |
|
|
- |
HDL simulation and modeling |
| |
|
|
- |
HDL synthesis and design constraints |
| |
|
|
- |
Timing analysis |
| |
|
|
- |
The simulation and synthesis tools |
| |
|
 |
Co-Design Fundamentals |
| |
|
|
- |
Microcontroller – FPGA co-design fundamentals |
| |
|
|
- |
Co-design principles, techniques and methods |
| |
|
|
- |
Architectures for co-design |
| |
|
|
- |
Design optimization and efficiency |
| |
|